As process technology shrinks, the adaptive leakage power compensation scheme will become more important in realizing high-performance and low-power applications. In order to minimize total active power consumption in digital circuits, one must take into account sub-threshold leakage currents that grow exponentially as technology scales. This describes to predict how dynamic power and sub-threshold power must be balanced. The exclusive supply voltage control switching makes stable operations. The threshold voltage control successfully maintains a ratio of switching to leakage current and which represents the reduced power consumption. The goal of this paper is to: i) Maintains the optimized body bias conditions. ii) Maintains the best power-delay tradeoff. The results with a 180-nm CMOS device explain that the proposed architecture causes in the successful optimization of power.
INTRODUCTION
The effects of scaled V dd and gate oxide tunneling leakage in order to achieve optimized body bias values in standby system. The dual V th technique provides a practical way to achieve both high performance and low leakage power dissipation for current deep submicron technology. The V dd was controlled to control the propagation delay in the chip core critical path. And in the chip core we can implement any design whatever we need based on the specification. The control of V th was to compensate for V th fluctuations, in order to avoid any oscillation problems. To determine the effects of process variations on the leakage reduction, two parameters will be varied and namely the gate length and BTBT current. Therefore, new junction engineering techniques to reduce the bulk Band-To-Band Tunneling leakage across the junction will be essential to preserve the performance. As the power monitoring scheme directly measures relative power from circuit. This paper is summarized as follows. Section 2 describes the power monitoring schemes. Section 3 explains the block diagram of V dd /V th control system. Section 4 explains in detail our proposed delay and power monitors for the active mode, as well as standby mode. Section 5 shows Measurement results. Section 6 describes about the conclusion.
THE POWER MONITORING SCHEMES

Current consumption in Active mode
The active current equation of static CMOS described as the following equation.
I active =I sw +I leak (1) Where I sw =switching current and I leak= leakage current. 
The Principle of Power monitoring
Where I A (x)=A.exp(αx) and I B (x)=B.exp(-βx).
Finally, x can be calculated as
Therefore, x=1/(α+β).ln(Bβ/Aα)
The value of I SUM can be determined as
At the minimum value of I SUM , the ratio I A /I B can be determined. 
Current consumption in Standby mode
The leakage current in standby mode can be represented as the following equation.
I leak =I subth +I sub +I dg (6) Where I subth is the sub-threshold current, I sub is the substrate current and which is the sum of gate to bulk leakage and gate induced drain leakage. And I dg is the drain-gate leakage current. The minimum I leak will be achieved at I subth =I sub . While reverse body bias decreases I subth , it increases I sub and does not affect I dg . The above diagram explains in detail about the total block diagram of V dd /V th control system. It is necessary for a V DD /V th control system not only to achieve minimum power consumption but also to satisfy speed performance demands. V DD control is highly sensitive and has wide speed control range. V th control or V PW ,V NW control has low sensitivity with respect to speed and is highly sensitive with respect to sub-threshold leakage current.. Here V DD control is used to help satisfy speed performance demands and V th control to help achieve minimum power consumption, so as to maintain the desired I SW /I leak ratio. The V DD and V th control system is illustrated in the above figure.
V DD /V TH CONTROL SYSTEM DESIGN
And it consists of four parts: i) V DD controller. ii) V th controller. iii) Delay monitor that contains a delay detector and a V DD /V th control switching block. iv) Power monitor that contains an I SW monitor, I SW -I leak comparator and an I subth -I sub comparator. The V DD controller supplies, on the basis of delay monitoring results, the minimum voltage at which the chip can operate for a given clock frequency at a certain V th . The V th controller supplies, on the basis of power monitoring results, the optimum body bias at which the chip consumes minimum power at a certain V DD , and for which the chip can operate with a desired I SW /I leak ratio in the active mode and with I subth =I sub in the standby mode. And this control system design is very useful in both active and standby modes to reduce any type of power consumption. And we will see all these in detail below sections. 
MONITOR CIRCUITS
Delay Monitor
It is a combination of both the delay detector and V DD /V th Control switching block. And these are mainly used to control the delay based on the design in chip core.
Delay Detector
The Delay Detector is a circuit used to detect the relationship between clock cycle time and propagation delay in the chip core's critical path, controls the V DD controller and the V DD /V th control switching block. And the delay detector circuit is shown As the name indicates, the V dd /V th control selection block selects either V dd control or V th control. SEL is the V dd /V th control selection signal. If SEL=1 represents the V dd control mode and SEL=0 indicates the V th control mode to avoid any oscillation problems. 
V DD /V th control switching block
Active Power Monitor
The power monitor, a circuit for monitoring minimum chip power consumption, controls the V th controller. It mainly involves 2 parts such as I SW Monitor, I SW -I leak Comparator. And these are explained below. 
I SW Monitor
I SW -I leak Comparator
The I SW -I leak comparator then compares the I leak values of leakage current replicas with I SW ', and the V th control circuit adjusts body biases V NW and V PW on the basis of the comparison results. The results it produces are used to control body biases (V NW and V PW ) so that leakage current will be maintained within the range of β.I SW ' to 1/ β. I SW ', where 0<β<1. Majority-decision circuits are employed so as to avoid any problems resulting from abnormal leakage current due to device defects. V PW (V NW ) is controlled in the range between RBB and FBB If I leak <I SW ' is true, FBB_PW (FBB_NW) will be 1 and V PW (V NW ) will change in the direction of FBB. If I leak >I SW ' is true, RBB_PW (RBB_NW) will be 1 and V PW (V NW ) will change in the direction of RBB. V th control affects not only leakage current but also circuit delay. If t 0 < T CLK < t 3 , which is a maximum permissible condition, is not true, V DD control will start immediately and guarantee t cp < T CLK . And the architecture is shown in the following figure 6.
Standby Power Monitor
In the standby mode, the V th controller increases V th by adjusting V PW and V NW in the RBB direction, so as to reduce sub-threshold leakage current I subth . When the optimum body bias is detected, V NW and V PW adjustment is stopped to avoid The I SW monitor is a key component of power monitor. In V th control, the I SW monitor quickly generates a reference current I SW ' proportional to both clock frequency and supply voltage. When CLK=1, pre-discharge nMOSFETs discharge dynamic nodes and V A and V B . When CLK changes from 1 to 0, V A and V B increase with the flow of 1/α.I sw ' and α.I sw ', where 0<α<1 and the value of α determines the precision of I SW '. Table 2: Truth table of Current Generator. excessive reverse body bias. Fig.11 illustrates this circuit, which is an I subth -I sub comparator circuit for nMOSFETs.
Hold
I subth -I sub comparator
It compares half the drain current of the left-side nMOSFET with the drain current of a right-side nMOSFET, and also compares the (I subth /2-I' subth -I dg /2)to(I gidl/ 2). Where I' subth is the right side nMOSFET of sub-threshold current, I DG is drain-togate leakage current. There are three problems with this circuit: First, operation of the current mirror produces in a drop in drain voltage (V drain ), which results in erroneous values for I subth and I sub . Second, both I' subth and I DG are included in the value calculated for I subth which makes it erroneous. And third, the value for I sub becomes erroneous because I GB is ignored in this calculation. And the architecture is shown the following figure 7. And the above problems can be overcome by the modified architecture and is shown the below figure 8. And which gives more precision than the normal comparator and reduced the voltage drop much.
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Volume 22-No.7, May 2011 Our modified I Subth -I sub comparator circuit for optimum body bias monitoring of nMOSFETs. And it has overcome the above mentioned problems such as the reduction of voltage drop. In it, in order to achieve optimum body bias, we have taken into consideration the effects of lowering V DD values and the effects of the presence of gate-oxide leakage. It maintains the V drain of V DD , monitors the source current (not the drain current of its left-side nMOSFET), and floats the source terminal for its rightside nMOSFET. The difference between the left nMOSFET's source current (I subth +I DG -I GB ) and the right nMOSFET's drain current (I GIDL +I DG ) serves as a monitor of I subth versus I sub , which equals (I GIDL +I GB ). 
CONCLUSION
We have implemented both the Delay and Power monitoring schemes to reduce the power consumption. After completion of these schemes, during the layout construction (LVS) of delay monitor the power has been reduced (known by post layout simulation). The main challenge of schemes is the designing of comparator with a reduction of voltage drop. Though it may have some challenges, the power schemes are very useful for the reduction of leakage power, which plays an important factor in total power dissipation. Finally, we can say that the total power consumption has been efficiently reduced by 18%. And these schemes are very useful to reduce any type of leakage power in both active and standby modes.
